Fujitsu FR60 Computer Hardware User Manual


  Open as PDF
of 1038
 
11
Chapter 2 MB91460 Rev.A/Rev.B Overview
1.Overview
Chapter 2 MB91460 Rev.A/Rev.B Overview
1. Overview
MB91460 is a series of standard microcontrollers containing a range of I/O peripherals and bus control
functions. MB91460 features a 32-bit RISC CPU (FR60 series) core and is suitable for embedded control
applications requiring high-performance and high-speed CPU processing. MB91460 derivatives also contain
up to 16 kByte instruction cache memory and other internal memories to improve the execution speed of the
CPU.
MB91460 Rev.B has the same features as MB91460 Rev.A and adds some additional components in order to
support infotainment applications. Which components and modules will be included in MB91460 Rev.B is not
yet decided finally. So this document gives only a proposal at this stage of development.
MB91460 Rev.B : This series is presently being specified, and not available yet.
2. Features
2.1 FR60 CPU Core
32-bit RISC, load/store architecture, pipeline 5 stages
Maximum operating frequency: Core clock = 100 MHz (device dependent)
(Source oscillation= 4 MHz, multiplied by 25 (PLL clock multiplier method))
General-purpose registers: 16 x 32 bits
16-bit fixed-length instruction (Base instruction)
32-bit linear address space: 4 Gbytes
Instructions suitable for embedded application
Transfer command between memories
Bit-processing instruction
Barrel-shift instructions
Instructions supporting C-language
Function's enter command /exit command
Multi-load/store command of register contents
Assembler statement is also easily available
Register's interlock function
Multiplier's embedded application/command level support
Signed 32-bit multiplication: 5 cycles
Signed 16-bit multiplication: 3 cycles
Interrupt (PC/PS are saved): 6 cycles (16 priority level)
Harvard architecture enables simultaneous execution of program access and data access
Memory protection function
Embedded debug support
Commands compatible with FR family
2.2 Instruction Cache
2 way set associative I-cache
Up to 4 kByte integrated