264
Chapter 19 Timebase Timer
3.Configuration
3. Configuration
Figure 3-1 Configuration
Figure 3-2 List of Registers
1
0
Timebase
Timer interrupt
(#46)
Timebase counter
(26-bit counter)
Base clock
(φ)
Interval time
TBCR:bit 6
0
1
CTB R
Timer clear
TBIF TBCR:bit 7
0
1
Without interrupt request
With interrupt request
WRITE; 0: Flag clear
Selector
Edge detection
2
1
2
2
2
3
2
4
2
10
2
11
2
12
2
13
2
14
2
15
2
16
2
17
2
18
2
19
2
20
2
21
2
22
2
23
0123
2
24
2
25
2
26
TBC2-TBC0 TBCR:bit 5 -3
2
11
0
0
1
10
11
0
2
12
2
13
2
22
2
23
0
0
1
10
11
0
2
24
2
25
2
26
1
0
1
0
1
1
1
1
Timebase timer
Timebase timer
0
TBIE
Interrupt disable
Interrupt enable
CTB R
Clears the counter
after writing "A5h"
and then "5Ah."
TBIF
9 1011121314151617181920212223 24 25
0
φ x
φ x
φ x
φ x
φ x
φ x
φ x
φ x