Filter
Top Products
422
Chapter 29 MPU / EDSU
4.Registers
BIT[19]: URX1 - User Read/eXecute permission register for range 1
Setting valid for CTC == 0 (Instruction address range comparator):
Setting valid for CTC == 1 or CTC == 2 (Operand address range comparator):
BIT[18]: UW1 - User Write permission register for range 1
Setting valid for CTC == 1 or CTC == 2 (Operand address range comparator):
BIT[17]: URX0 - User Read/eXecute permission register for range 0
Setting valid for CTC == 0 or CTC == 2 (Instruction address range comparator):
Setting valid for CTC == 1 (Operand address range comparator):
BIT[16]: UW1 - User Write permission register for range 0
Setting valid for CTC == 1 (Operand address range comparator):
Group of Channels, Mode Configuration Register
BIT[15]: MPE - Memory Protection Enable
0 User has no execute permission on address range 1(default)
1 User has execute permission on address range 1
0 User has no read permission on address range 1 (default)
1 User has read permission on address range 1
0 User has no write permission on address range 1 (default)
1 User has write permission on address range 1
0 User has no execute permission on address range 0 (default)
1 User has execute permission on address range 0
0 User has no read permission on address range 0 (default)
1 User has read permission on address range 0
0 User has no write permission on address range 0 (default)
1 User has write permission on address range 0
0 The group of channels operates as debug interface and defines breakpoints (default)