www.digiembedded.com
109
Working with the CPU
Cache MVA and Set/Way formats
This section shows how the MVA and set/way formats of ARM926EJ-S caches map to a
generic virtually indexed, virtually addressed cache. Figure 37 shows a generic,
virtually indexed, virtually addressed cache.
Figure 37: Generic virtually indexed, virtually addressed cache
0
0
1
2
3
4
5
6
7
n
TAG
1
2
3
012
m
m
m
m
Hit Read data
Tag Index Word Byte