Dynamic memory controller
192
NS9750 Hardware Reference
Table 125 shows the outputs from the memory controller and the corresponding
inputs to the 512M SDRAM (32Mx16, pins 13 and 14 used as bank selects).
Output address
(ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
14 BA1 11 11
13 BA0 12 12
12 12 25 -
11 11 24 -
10 10/AP 23 AP
9 9 22 10
88 21 9
77 20 8
66 19 7
55 18 6
44 17 5
33 16 4
22 15 3
11 14 2
0 0 13 **
Table 125: Address mapping for 512M SDRAM (32Mx16, RBC)