Filter
Top Products
Static memory controller
142
NS9750 Hardware Reference
Figure 52: External memory 2 0 wait writes timing diagram
Timing parameter Value
WAITRD N/A
WAITOEN N/A
WAITPAGE N/A
WAITWR 0
WAITWEN 0
WAITTURN 0
Table 71: Static memory timing parameters
Cycle Description
T0 AHB address provided to memory controller.
T0-T1 AHB transaction processing.
T1-T4 Arbitration of AHB memory ports.
T4-T5 Static memory transfer 0, address, chip select, and control signals
submitted to static memory.
Write data 0 is read from the AHB memory port.
Write enable inactive.
T5-T6 Write enable taken active.
Write data submitted to static memory.
Table 72: External memory 2 0 wait writes
ADDR
DATAOUT
A+4
SCTSOUT_n
A 0
D(A) 0
WEOUT_n
D(A+4)
clk_out
T0 T1 T2 T3 T4 T5 T6 T7 T10 T11T8 T9 T12