Filter
Top Products
Dynamic memory controller
198
NS9750 Hardware Reference
Table 133 shows the outputs for the memory controller and the corresponding inputs
to the 256M SDRAM (16Mx16, pins 13 and 14 used as bank selects).
11 11 22 -
10 10/AP 21 AP
9 9 20 10
88 19 9
77 18 8
66 17 7
55 16 6
44 15 5
33 14 4
22 13 3
11 12 2
0 0 11 **
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
14 BA1 23 23
13 BA0 24 24
12 12 22 -
11 11 21 -
10 10/AP 20 AP
99 19 -
88 18 9
77 17 8
Table 133: Address mapping for 256M SDRAM (16Mx16, BRC)
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
Table 132: Address mapping for 128M SDRAM (16Mx8, BRC)