www.digiembedded.com
161
Memory Controller
Access: Write, big endian, 16-bit
external bus
System data mapping on to external
databus
Internal
transfer
width
DATA to HRDATA
HSIZE
[2:0]
HADD
R [1:0]
ADDROUT
[1:0]
BLSOU
T [1:0]
[31:24] [23:16] [15:8] [7:0]
Word (2
transfers
010 -- 1-
0-
00
00
--
-
-
-
[15:8][3
1:24]
[7:0]
[23:16]
Halfword 001 1- 1- 00 - - [15:8] [7:0]
Halfword 001 0- 0- 00 - - [31:24] [23:16]
Byte 000 11 1- 10 - - - [7:0]
Byte 000 10 1- 01 - - [15:8] -
Byte 000 01 0- 10 - - - [23:16]
Byte 000 00 0- 01 - - [31:24] -
Table 89: Big endian write, 16-bit external bus
Access: Write, big endian, 32-bit
external bus
System data mapping on to external
databus
Internal
transfer
width
DATA
HSIZE
[2:0]
HADDR
[1:0]
BLSOUT
[3:0]
[31:24] [23:16] [15:8] [7:0]
Word 010 -- 0000 [31:24] [23:16] [15:8] [7:0]
Halfword 001 1- 1100 - - [15:8] [7:0]
Halfword 001 0- 0011 [31:24] [23:16] - -
Byte 000 11 1110 ---[7:0]
Byte 000 10 1101 - - [15:8] -
Table 90: Big endian write, 32-bit external bus