www.digiembedded.com
567
LCD Controller
Figure 86: LCD controller block diagram
AHB slave interface Timing controller
Panel clock
generator
AHB master
interface
DMA FIFO
controller
Pixel
serializer
Upper
half-word
Lower
half-word
Greyscaler
Register/palette
programming
LCD panel
control signals
LCD panel
clock
Upper
panel
FIFO
Lower
panel
FIFO
Frame buffer
access
Bit 0
Palette RAM external
Palette
TRUE
COLOR
Upper panel
formatter
Lower panel
formatter
LCD panel data
TFT
TFT panel
data