www.digiembedded.com
197
Memory Controller
Table 131 shows the outputs from the memory controller and the corresponding
inputs to the 128M SDRAM (8Mx16, pins 13 and 14 used as bank selects).
Table 132 shows the outputs from the memory controller and the corresponding
inputs to the 128 SDRAM (16Mx8, pins 13 and 14 used as bank selects).
Output address
(ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
14 BA1 23 23
13 BA0 22 22
12---
11 11 21 -
10 10/AP 20 AP
99 19 -
88 18 9
77 17 8
66 16 7
55 15 6
44 14 5
33 13 4
22 12 3
11 11 2
0 0 10 **
Table 131: Address mapping for 128M SDRAM (8Mx16, BRC)
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
14 BA1 23 23
13 BA0 24 24
12---
Table 132: Address mapping for 128M SDRAM (16Mx8, BRC)