Filter
Top Products
USB host block registers
764
NS9750 Hardware Reference
D01 R/W PES 0b PortEnableStatus (read)
0 Port is disabled
1 Port is enabled
Indicates whether the port is enabled or disabled. The
NS9750 can clear this bit when an overcurrent condition,
disconnect event, switched-off power, or operational bus
error (such as babble) is found. This change also causes
PortEnableStatusChange (bit 17 in this register) to be set.
The host controller driver sets this bit by writing
SetPortEnable and clears the bit by writing
ClearPortEnable.
This bit cannot be set when CurrentConnectStatus is
cleared.
This bit is also set, if not already done, at the completion
of a port reset when ResetStatusChange is set or port
suspend when SuspendStatusChange is set.
SetPortEnable (write)
Sets PortEnableStatus by writing a 1. Writing 0 has no
effect. If CurrentCOnnectStatus is cleared, this write does
not set PortEnableStatus; it sets ConnectStatusChange,
which tells the driver that it tried to enable a disconnected
port.
D00 R/W CCS 0b CurrentConnectStatus (read)
Reflects the current state of the downstream port.
0 No device connected
1 Device connected
ClearPortEnable (write)
The host controller driver writes a 1 to this bit to clear the
PortStatusEnable bit. Writing a 0 has no effect. The
CurrentConnectStatus is not affected by any write.
Note: This bit is always read as 1b when the attached
device is non-removable
(DeviceRemovable[NDP]).
Bits Access Mnemonic Reset Description
Table 444: HcRhPortStatus[1] register