www.digiembedded.com
183
Memory Controller
Table 114 shows the outputs from the memory controller and the corresponding
inputs to the 256M SDRAM (32Mx8, pins 13 and 14 used as bank selects).
11 12 3
00 11 2
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
14 BA1 25 25
13 BA0 26 26
12 12 24 -
11 11 23 -
10 10/AP 22 AP
9 9 21 11
8 8 20 10
77 19 9
66 18 8
55 17 7
44 16 6
33 15 5
22 14 4
11 13 3
00 12 2
Table 114: Address mapping for 256M SDRAM (32Mx8, BRC)
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
Table 113: Address mapping for 256M SDRAM (16Mx16, BRC)