www.digiembedded.com
187
Memory Controller
Table 119 shows the outputs from the memory controller and the corresponding
inputs to the 64M SDRAM (4Mx16, pins 13 and 14 used as bank selects).
44 16 5
33 15 4
22 14 3
11 13 2
0 0 12 **
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
14 BA1 9 9
13 BA0 10 10
12---
11 11 22 -
10 10/AP 21 AP
99 20 -
88 19 -
77 18 8
66 17 7
55 16 6
44 15 5
33 14 4
22 13 3
11 12 2
0 0 11 **
Table 119: Address mapping for 64M SDRAM (4Mx16, RBC)
Output address
(
ADDROUT)
Memory device
connections
AHB address to row
address
AHB address to
column address
Table 118: Address mapping for 16M SDRAM (2Mx8, RBC)